Abstract-Non-Foster circuits can be used to provide broadband impedance matching for antennas and metamaterials. These circuits allow effective matching over a much wider bandwidth than is expected from traditional passive components. Therefore, this paper considers the design and test of a negative capacitor in a 0.5 micron CMOS process. The proposed circuit uses a cross-coupled design to allow for floating operation, and the design's simulated performance works well at high frequency. Measured results show a low-frequency capacitance of -1.7 pF and within 10% to 200 MHz, and falling to -4 pF at 230 MHz. Although the selected CMOS process is adequate to demonstrate the basic design approach, more advanced process nodes would be expected to extend performance to even higher frequencies. Results are also presented showing performance of the circuit in a metamaterial.
I. INTRODUCTION
One emerging area of interest for negative impedance converters has been applications for wideband metamaterials [1] . Metamaterials are man-made materials that have been designed to have properties not normally shown in natural materials. They use specially-designed structures that can show properties such as a negative refractive index. For example, split ring resonators (SRRs) are used to create microwave structures that can be used for cloaking applications [2] . However, such structures are presently narrow-band due to the resonances required in these structures, and this limits their application.
Non-Foster elements such as negative capacitors and negative inductors are commonly used to eliminate narrowband resonant behavior inherent in SRRs [3] . Such circuits can be used effectively to improve impedance matching when compared to matching using passive networks.
Many of the early non-Foster circuits employed bipolar negative impedance converter designs, and industry trends for system-on-a-chip and other mixed-mode designs motivate the development of CMOS circuit approaches. CMOS generally has a lower power dissipation than bipolar designs, but has lower transconductance than bipolar, and parasitic capacitances can become a problem at higher frequencies [4] .
In this paper, a CMOS implementation of a floating negative capacitor design using a cross-coupled NIC topology is presented [5] . In the proposed approach, a cross-coupled circuit is used with a 2 pF load to present an input impedance comparable to a −1.7 pF capacitor. This circuit was fabricated in 0.5 µm CMOS to allow demonstration of the proposed design. Smaller process technologies would allow operation at even higher frequencies. In addition, the proposed circuit is simulated in a metamaterial where the results show useful metamaterial characteristics even in the presence of parasitic resistance.
In Section II, a brief overview of the cross-coupled topology is given, along with the mathematical analysis of a proposed CMOS negative capacitor circuit. In Section III, simulation results in Agilent ADS are shown for the prototype circuit. In Section IV, measurement results of the fabricated circuit are shown. Finally, in Section V, the simulated and measured results are compared, and results presented for the device embedded in a metamaterial.
II. ANALYSIS
A CMOS version of the cross-coupled negative impedance converter is first reviewed here [6] . This topology allows a floating negative impedance to be created, whereas singleended topologies such as the Linvill NICs create a negative impedance between the input and ground [7] . A simplified view of the circuit is shown in Fig. 1 . The essential circuit has two nMOS transistors where the gate of each nMOS transistor is connected to the drain of the other transistor. The transistor sources are connected to the load Z L , and the input Z in is seen looking into the drains of the transistors. Identical current sources are connected to each transistors' source and drain, to force the current seen at Z in to match the current through Z L . Fig. 2 shows a half-circuit used for analysis. This circuit assumes that the transconductance g m and other characteristics of the two nMOS transistors are identical. In this circuit, z s represents half of the load impedance connected to the full circuit, and v in is the differential input voltage, g m is the transconductance, v s is the voltage seen at the transistor source, and z gs , z ds and z gd represent the impedances seen between the respective terminals of the nMOS device.
Note that v in /2 represents the half of the differential input voltage connected to this half-circuit. Since the gate of this 978-1-4799-6585-4/14/$31.00 ©2014 IEEE half-circuit is connected to the other differential input, −v in /2 is shown at the gate connection.
The current flowing into the drain can be expressed as
and the current flowing out of the source can be expressed as
Once obtaining these, the input admittance Y in can be found as
(3) This can be further simplified, since the transconductance and the load admittance will dominate. Since g m >> y gd + y ds , and y s + g m >> y gs + y ds , this can be reduced to
and can be expressed as an input impedance of Fig. 2 . Half-circuit for analysis of the CMOS cross-coupled topology. Fig. 3 . Schematic of a cross-coupled circuit.
Thus, the input impedance will be approximately equal to the negative impedance of the load, if Z L >> 1 gm .
III. SIMULATION RESULTS
The prototype of the circuit shown in Fig. 3 used nMOS transistors M 1 and M 2 of 50 ×0.5 µm, as in an earlier design [6] . This results in values of g m1 = 0.0036 S at a bias of 378 µA. So,
where
ωC , and C is 2 pF, and becomes
The circuit was simulated in Agilent ADS, with real and imaginary parts of input impedance Z in shown in Fig. 4 and the extracted capacitance shown in Fig. 5 . The negative capacitance is indicated by the negative slope of the imaginary part of Z in at low frequencies in Fig. 4 , and corresponds to a negative capacitance of −1.8 pF, shown in Fig. 5 . In addition, a negative resistance of −390 ohms was observed at It has been common with this topology to see the calculated and simulated negative capacitances differ by up to 0.5 pF. This is due to the simple model used for analysis, which does not include parasitic and pad capacitances [6] . The layout of the circuit submitted to MOSIS for fabrication is shown in Fig. 6 .
Because of the series resistance shown in Fig. 4 , the performance of the capacitor in applications such as metamaterial loading may be altered. To show the effect of this resistance, an electric disk resonator (EDR) was simulated in HFSS for both the ideal case (C = −1.7 pF, R = 0) and the non-ideal case (C = −1.7 pF, R = −807 Ω) [3] . Fig. 7 shows the EDR under consideration. The disk radius of the simulated EDR was 19.2 mm. The post height was 42 mm, and the post radius was 0.9 mm [3] . The EDR was simulated in an ideal parallel plate waveguide. The side plates of the waveguide were defined as PMC boundaries, and the top and bottom plates were defined as PEC boundaries. The waveguide was 60 mm tall and 48 mm wide. Fig. 8 shows the extracted values of permeability and permittivity for the simulation of the EDR loaded with the ideal −1.7 pF capacitance, and no series resistance. Fig. 9 shows the extracted values of permeability and permittivity for the simulation of the EDR loaded with −1.7 pF capacitance and a series resistance of −807 Ω [8] . Thus, it is shown that the series resistance considerably reduces the frequency over which negative permittivity is achieved. Note that in Fig. 9 , the real and imaginary parts of are approximately equal from around 0.09 GHz to 0.2 GHz. This indicates gain in the medium with an associated propagation constant of [9] γ = α + jβ = jω µ( − j ) = jω µ e −jπ/4 .
Where gain in the metamaterial is not desired the negative resistance may be mitigated by addition of a positive resistance.
IV. MEASURED RESULTS
The fabricated circuit is shown in Fig. 10 . S-parameter measurements of the circuit were performed using a vector network analyzer with a bias tee providing dc bias for the circuit. These measurements were used to plot the negative reactance and resistance as shown in Fig. 11 . The non-Foster behavior of the circuit is indicated by the negative slope of the reactance plot, showing a negative capacitor with some series negative resistance.
The extracted negative capacitance is shown in Fig. 12 and is observed to be -1. results show the same negative capacitance but somewhat more negative resistance at −807 ohms. In applications where negative resistance may not be desired, it may be mitigated with a series resistor. 978-1-4799-6585-4/14/$31.00 ©2014 IEEE
